The ordered tree (O-tree) representation has recently gained much interest in layout design automation. Different from previous topological representations of non-slicing floorplans, the O-tree representation is simpler, needs linear computation effort to generate a corresponding layout, and exhibits a smaller upper-bound of possible configurations. This paper addresses the problem of handling symmetry constraints in the context of the O-tree representation. This problem arises in analog placement, where symmetry is often used to match layout-induced parasitics and to balance thermal couplings in differential circuits. The good performance of our placement tool dealing with several analog designs taken from industry proves the effectiveness of our technique.
INTRODUCTION
The ability of placement tools to optimize complex layout-related objectives, while having the flexibility to handle a large variety of specific constraints, is crucial in order to automatically produce high-quality layouts in terms of density and electrical performance. In device-level analog placement dealing with symmetry constraints is essential, as analog circuits use very often differential architectures based on electrically symmetric networks. Symmetry is widely used in analog layout to match interconnection parasitics and device parameters, or to balance thermal effects.
The issue of symmetry has been addressed so far in the context of two distinct classes of analog placement solutions. The first class of tools, exploring the absolute representation of placement configurations with simulated annealing algorithms, has proven to be successful when dealing with industrial examples [2] , [5] [6] [7] . However, they may converge slowly, due to the huge size of the search space which contains also infeasible placement configurations (as cells are allowed to overlap). In addition, the tuning of these tools is usually difficult, requiring a significant amount of testing effort.
The second class of solutions employs topological representations of placement configurations, where cell positions are specified based on encoded topological relations. In the ILAC system [9] , symmetry is handled in a slicing floorplan model. Recently, several non-slicing topological representations have been proposed. Symmetry constraints can be efficiently handled within the sequencepair representation as shown in [1] .
The O-tree representation [4] has recently gained an increasing interest: different from the other topological representations, O-tree needs a smaller amount of encoding storage and linear time computation effort to generate each placement configuration. In addition, the upper-bound of possible encodings is smaller, which entails a reduced representation redundancy. These important advantages are strong incentives to address the symmetry constrained placement problem in the context of the O-tree representation.
In this paper, we present a novel placement technique based on the O-tree representation, in the presence of positioning and symmetry constraints. The good performance of our placement tool when dealing with several analog designs taken from industry proves the effectiveness of our approach.
BRIEF OVERVIEW OF THE O-TREE REPRESENTATION
An n-node O-tree is a tree with n+1 nodes encoded by (T, π), where T is a 2n-bit string that identifies the branching structure of the tree, and π is a permutation of the n node labels (excluding the root). When traversing the tree, we write a '0' for descending an edge and a '1' for subsequently ascending that edge. Given the 7-node O-tree in Figure 1 (a), we can represent it as T= 0010110010110011, π=abcdefgh.
An O-tree where nodes represent rectangular blocks imposes both horizontal and vertical positioning constraints: (a) each parent block must be placed to the left of its children; (b) if two blocks are overlapping along their x-coordinate projection, the block having a higher index in permutation π must be placed on top of the one having a lower index. 
Symmetric X-feasible O-trees
If an O-tree can lead to a placement which satisfies both the horizontal positioning constraints and the horizontal symmetric constraints (1), then the O-tree is called symmetric x-feasible. In order to determine whether an O-tree is symmetric x-feasible or not, an horizontal constraint graph G x is built. This directed graph has the same nodes as the given O-tree, and the same directed edges as horizontal positioning constraints. In addition, for each symmetric pair of blocks The existence of positive cycles in the directed graph G x prevents the symmetric x-feasibility of the O-tree. Theorem 3.1.1: If the horizontal constraint graph G x does not contain positive cycles, then the corresponding O-tree is symmetric xfeasible. In addition, one can build a minimum width placement satisfying both horizontal positioning and symmetric constraints in O(n 2 ) time. Proof: In a minimum width placement the x-coordinate of each block must be equal to the longest path length from the "root" node to its corresponding node in G x . Finding a minimum width placement results to be a single-source longest path problem, which can be solved with the Bellman-Ford algorithm [3] . If G x contains no positive cycles, the longest path problem is provably consistent and the Bellman-Ford algorithm converges.
As the x-coordinates of blocks are longest path lengths, the horizontal positioning constraints being satisfied. the horizontal symmetric constraints (1) are satisfied as well.
The complexity of the Bellman-Ford algorithm is O(VE), where V is the number of nodes and E is the number of edges [3] . Since the O-tree has n edges, the number of edges in G x is O(n). Taking also into account that G x has n+1 nodes, the complexity results to be
O(n 2 ).
Remark: The proof of Theorem 3.1.1 relies on the Bellman-Ford algorithm [3] . In practice, it is possible to exploit the special structure of the O-tree and perform the same tasks in linear time. The use of Bellman-Ford algorithm in the proof of Theorem 3.1.1 is due only to clarity reasons.
Example: Assuming the pairs of blocks (b,h) and (e,f) are symmetric, the horizontal constraint graph G x of the O-tree displayed in Figure 1 (a) can be visualized in Figure 2 
Symmetric Y-feasible O-trees
If an O-tree can lead to a placement which satisfies the vertical symmetric constraints (2) and, at the same time, which does not violate the vertical positioning constraints (see Section 2), then the O-tree is called symmetric y-feasible.
In order to determine whether an O-tree is symmetric y-feasible or not, we construct a vertical constraint graph G y . This directed graph has the same nodes as the given O-tree. Part of the directed edges represent the positioning vertical constraints of the O-tree. These edges can be determined as follows: for each block B i , i=1, ..., n , let ψ(i) be the set of block indexes k lower than i in permutation π , which spanning intervals (x k , x k + w k ) overlap (x i , x i + w i ); if ψ(i) is non-empty, for each k ∈ψ(i) introduce in graph G y a directed edge (B k ,B i ) , unless there is no other edge (B k ,B j ) , with j∈ψ(i) (in order to disregard unnecessary transitive arcs). In order to handle the vertical symmetric constraints (2), for each edge (B k ,B i ), we define the weight as (h k +h i )/2 . In this way, the nodes will correspond to the center of the blocks rather than the bottom of the blocks. Additional edges modeling the vertical symmetric constraints (2) must be added in G y as well. Assum- Figure 3(a) . The plain arcs represent the O-tree vertical positioning constraints. The broken arc (b,e) was introduced during the execution of the procedure shown above, as there was a path from node f to node h . This arc was added to model the vertical symmetry constraints, as it will be explained in the proof of Theorem 3.2.1 .
The existence of cycles in the directed graph G y prevents the symmetric y-feasibility of the O-tree. Step 4 has k iterations; in each iteration the single-source longest path algorithm may be executed. Actually, each edge in G y is examined no more than once and, therefore, the complexity is O(n 2 ) . In conclusion, the algorithm described above runs in O(n 2 ) time. 
Symmetric Feasible O-trees
An O-tree is called symmetric feasible if it is both symmetric x-and y-feasible. Given n rectangular blocks, a set of symmetric constraints, and a symmetric feasible O-tree, one can build a minimum area placement as described in subsections 3.1 and 3.2, where the positions of the blocks satisfy both the O-tree constraints and the given symmetric constraints. On the other hand, there is a reciprocal property: Theorem 3.3.1: A minimum area rectangle packing with symmetric constraints can be represented by a symmetric feasible O-tree.
Our placement tool employs the simulated annealing algorithm as the exploration engine for the O-tree search space. According to theorem 3.3.1 , only the symmetric feasible O-trees are taken into account, as they lead to placement configurations satisfying the symmetric constraints. The test of symmetric feasibility and the placement construction can be done simultaneously. 
EXPERIMENTS
The placement algorithm described in this paper has been implemented in C on a SUN ULTRA-60 workstation. Figure 4 shows the block placement of a circuit containing a symmetry group, consisting of 3 pairs of symmetric devices and 2 selfsymmetric cells, which can be noticed near the bottom of the figure. The 47 block example has been processed in 4.37 minutes. The layout area is only about 12% larger than the total area of all the blocks in the circuit, which proves the good rectangle packing capability of the placement tool. Figure 5 shows the layout (after placement) of another circuit characterized by a larger number of symmetric constraints. Our placement tool has processed this example (having 11 symmetry pairs and 1 self-symmetric cell) in only 5.21 minutes. The speed exhibited by the tool can be justified as follows: the upper-bound of the number of configurations in the O-tree representation [4] is smaller than the upper-bounds in other topological representations.
Our experiments suggest that the speed performance of our placement tool based on the O-tree representation is better relative to similar tools where placement configurations are represented employing absolute coordinates [5] , or tools based on the sequencepair topological representation [1] .
CONCLUSIONS
This paper has addressed the problem of taking into account symmetry constraints when non-slicing floorplans are represented with O-tree structures. The necessity of handling symmetry emerges when, for instance, the O-tree topological representation is applied to device-level placement for analog layout. The good performance of our ordered tree-based placement tool when dealing with several analog designs taken from industry substantiates the effectiveness of our novel techniques. 
